JPH0477342B2 - - Google Patents
Info
- Publication number
- JPH0477342B2 JPH0477342B2 JP21613783A JP21613783A JPH0477342B2 JP H0477342 B2 JPH0477342 B2 JP H0477342B2 JP 21613783 A JP21613783 A JP 21613783A JP 21613783 A JP21613783 A JP 21613783A JP H0477342 B2 JPH0477342 B2 JP H0477342B2
- Authority
- JP
- Japan
- Prior art keywords
- request
- memory
- stack
- memory device
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21613783A JPS60108941A (ja) | 1983-11-18 | 1983-11-18 | メモリインタフエ−ス回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21613783A JPS60108941A (ja) | 1983-11-18 | 1983-11-18 | メモリインタフエ−ス回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60108941A JPS60108941A (ja) | 1985-06-14 |
JPH0477342B2 true JPH0477342B2 (en]) | 1992-12-08 |
Family
ID=16683842
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21613783A Granted JPS60108941A (ja) | 1983-11-18 | 1983-11-18 | メモリインタフエ−ス回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60108941A (en]) |
-
1983
- 1983-11-18 JP JP21613783A patent/JPS60108941A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60108941A (ja) | 1985-06-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0523764A2 (en) | Computer system having direct bus attachment between processor and dynamic main memory, and having in-processor DMA control with respect to a plurality of data exchange means also connected to said bus, and central processor for use in such computer system | |
EP0384620A2 (en) | High performance memory system | |
JPS618785A (ja) | 記憶装置アクセス制御方式 | |
US4347567A (en) | Computer system apparatus for improving access to memory by deferring write operations | |
US5127088A (en) | Disk control apparatus | |
JPS6297036A (ja) | 計算機システム | |
JPH0479026B2 (en]) | ||
JPH03189843A (ja) | データ処理システムおよび方法 | |
TW491970B (en) | Page collector for improving performance of a memory | |
JPS62120574A (ja) | ベクトル処理装置 | |
JPH0477342B2 (en]) | ||
JPS6155708B2 (en]) | ||
JPH0283736A (ja) | バッファ記憶制御装置のosc検出方式 | |
JPS6191740A (ja) | メモリ・アクセス制御方式 | |
JP2574821B2 (ja) | ダイレクトメモリアクセス・コントローラ | |
JPS6326753A (ja) | メモリ−バス制御方法 | |
JPS6079445A (ja) | 記憶制御装置 | |
JP2581144B2 (ja) | バス制御装置 | |
JPS616746A (ja) | 部分書込み制御方式 | |
JPS5890227A (ja) | デ−タ転送インタ−フエイス方式 | |
JPS61117651A (ja) | インタ−フエイス装置 | |
JPH05120211A (ja) | データバス幅制御装置 | |
JPS5856891B2 (ja) | 情報処理システム | |
JPH0652516B2 (ja) | バス・インターフェース装置 | |
JPH03228163A (ja) | データ転送装置 |